

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1	(encoding instructions for target processor to achieve intended results with optimize\$5 with operation with code) and encoding with instructions with target with processor with achieve with intended with results	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/06 11:44
L2	15	(generat\$4 same target same (instruction\$4 or code or program or software) same system) and exection	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/06 11:44
L3	0	717/140-151.ccls. and (generat\$4 same target same (instruction\$4 or code or program or software) same system) and exection	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/06 11:44
L4	1	717/140-151.ccls. and (encoding instructions for target processor to achieve intended results with optimize\$5 with operation with code) and encoding with instructions with target with processor with achieve with intended with results	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/06 11:44
L5	0	717/140.ccls. and (generat\$4 same target same (instruction\$4 or code or program or software) same system) and (multi adj system) and execut\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/06 11:45
L6	0	"717.140-151.ccls" and (generat\$4 same target same (instruction\$4 or code or program or software) same system) and (multi adj system) and execut\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/06 11:46
S98	18	(generat\$4 same target same (instruction\$4 or code or program or software) same system) and (multi adj system) and execut\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/06 11:45

S10 4	0	717/140.ccls. and (generat\$4 same target same (instruction\$4 or code or program or software) same system) and (multi adj system) and execut\$4	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/06 11:45
S11 1	1	(encoding instructions for target processor to achieve intended results with optimize\$5 with operation with code) and encoding with instructions with target with processor with achieve with. intended with results	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/07/06 11:42



Key: IEEE JNL = IEEE Journal or Magazine, IEE JNL = IEE Journal or Magazine, IEEE CNF = IEEE Conference, IEE CNF = IEE Conference, IEEE STD = IEEE Standard

1. Compact and efficient code generation through program restructuring on limited memory embedded DSPs

Rele, S.; Jain, V.; Pande, S.; Ramanujam, J.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 20, Issue 4, April 2001 Page(s):477 - 494

IEEE JNL

2. Higher performance and lower power enhancements to VLIW architectures

Gass, W.;
Signal Processing Systems, 2001. IEEE Workshop on
26-28 Sept. 2001 Page(s):157

IEEE CNF

3. Instruction-set modelling for ASIP code generation

Leupers, R.; Marwedel, P.;
VLSI Design, 1996. Proceedings., Ninth International Conference on
3-6 Jan. 1996 Page(s):77 - 80

IEEE CNF

4. Instruction scheduling for instruction level parallel processors

Faraboschi, P.; Fisher, J.A.; Young, C.;
Proceedings of the IEEE
Volume 89, Issue 11, Nov. 2001 Page(s):1638 - 1659

IEEE JNL

5. Automatic instruction code generation based on trellis diagrams

Wess, B.;
Circuits and Systems, 1992. ISCAS '92. Proceedings., 1992 IEEE International Symposium on
Volume 2, 3-6 May 1992 Page(s):645 - 648 vol.2

IEEE CNF

6. A simple tree pattern matching algorithm for code generator

Tzer-Shyong Chen; Feipei Lai; Rung-Ji Shang;
Computer Software and Applications Conference, 1995. COMPSAC 95. Proceedings., Nineteenth Annual
International
9-11 Aug. 1995 Page(s):162 - 167

IEEE CNF

7. A scalable front-end architecture for fast instruction delivery

Reinman, G.; Anstin, T.; Calder, B.;
Computer Architecture, 1999. Proceedings of the 26th International Symposium on
2-4 May 1999 Page(s):234 - 245

IEEE CNF

8. Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator

Hanono, S.; Devadas, S.;
Design Automation Conference, 1998. Proceedings
15-19 Jun 1998 Page(s):510 - 515

IEEE CNF

9. Generating efficient loop code for programmable DSPs

Reekie, H.J.; Potter, J.M.;

Acoustics, Speech, and Signal Processing, 1994. ICASSP-94., 1994 IEEE International Conference on
Volume ii, 19-22 April 1994 Page(s):II/469 - II/472 vol.2

IEEE CNF

10. Application-driven design of DSP architectures and compilers

Saghir, M.A.R.; Chow, P.; Lee, C.G.;

Acoustics, Speech, and Signal Processing, 1994. ICASSP-94., 1994 IEEE International Conference on
Volume ii, 19-22 April 1994 Page(s):II/437 - II/440 vol.2

IEEE CNF

11. Industrial experience using rule-driven retargetable code generation for multimedia applications

Liem, C.; Paulin, P.; Cornero, M.; Jerraya, A.;

System Synthesis, 1995., Proceedings of the Eighth International Symposium on
13-15 Sept. 1995 Page(s):60 - 65

IEEE CNF

12. Instruction generation for hybrid reconfigurable systems

Kastner, R.; Ogrenci-Memik, S.; Bozorgzadeh, E.; Sarrafzadeh, M.;

Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on
4-8 Nov. 2001 Page(s):127 - 130

IEEE CNF

13. MetaCore: an application-specific programmable DSP development system

Jin-Hyuk Yang; Byoung-Woon Kim; Sang-Joon Nam; Young-Su Kwon; Dae-Hyun Lee; Jong-Yeol Lee; Chan-Soo
Hwang; Yong-Hoon Lee; Seung-Ho Hwang; In-Cheol Park; Chong-Min Kyung;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 8, Issue 2, April 2000 Page(s):173 - 183

IEEE JNL

14. Instruction-set matching and GA-based selection for embedded-processor code generation

Shu, J.; Wilson, T.C.; Banerji, D.K.;

VLSI Design, 1996. Proceedings., Ninth International Conference on
3-6 Jan. 1996 Page(s):73 - 76

IEEE CNF

15. Optimal code generation for embedded memory non-homogeneous register architectures

Araujo, G.; Malik, S.;

System Synthesis, 1995., Proceedings of the Eighth International Symposium on
13-15 Sept. 1995 Page(s):36 - 41

IEEE CNF

16. An X86 microprocessor with multimedia extensions

Draper, D.A.; Crowley, M.P.; Holst, J.; Favor, G.; Schoy, A.; Ben-Meir, A.; Trull, J.; Khanna, R.; Wendell, D.; Krishna,
R.; Nolan, J.; Partovi, H.; Johnson, M.; Lee, T.; Mallick, D.; Frydel, G.; Vuong, A.; Yu, S.; Maley, R.; Kauffmann, B.;

Solid-State Circuits Conference, 1997. Digest of Technical Papers. 44th ISSCC., 1997 IEEE International
6-8 Feb. 1997 Page(s):172 - 173, 450

IEEE CNF

17. Low-energy DSP code generation using a genetic algorithm

Lorenz, M.; Leupers, R.; Marwedel, P.; Drager, T.; Fettweis, G.;

Computer Design, 2001. ICCD 2001. Proceedings. 2001 International Conference on
23-26 Sept. 2001 Page(s):431 - 437

IEEE CNF

18. The Intel IA-64 compiler code generator

Bharadwaj, J.; Chen, W.Y.; Chuang, W.; Hoflehner, G.; Menezes, K.; Muthukumar, K.; Pierce, J.;

Micro, IEEE
Volume 20, Issue 5, Sept.-Oct. 2000 Page(s):44 - 53

IEEE JNL

19. **Shake And Bake: a method of mapping code to Irregular DSPs**
Grewal, G.W.; Wilson, T.C.;
VLSI Design, 1997. Proceedings., Tenth International Conference on
4-7 Jan. 1997 Page(s):506 - 508
IEEE CNF
20. **Generation of interpretive and compiled instruction set simulators**
Leupers, R.; Elste, J.; Landwehr, B.;
Design Automation Conference, 1999. Proceedings of the ASP-DAC '99. Asia and South Pacific
18-21 Jan. 1999 Page(s):339 - 342 vol.1
IEEE CNF
21. **A genetic approach to automatic bias generation for biased random instruction generation**
Bose, M.; Jongshin Shin; Rudnick, E.M.; Dukes, T.; Abadir, M.;
Evolutionary Computation, 2001. Proceedings of the 2001 Congress on
Volume 1, 27-30 May 2001 Page(s):442 - 448 vol. 1
IEEE CNF
22. **SPARC-based VLIW testbed**
Moon, S.-M.; Chung, H.M.; Park, J.; Shim, S.M.; Ahn, J.-W.;
Computers and Digital Techniques, IEE Proceedings-
Volume 145, Issue 3, May 1998 Page(s):215 - 224
IEE JNL
23. **A retargetable optimizing code generator for digital signal processors**
Kreuzer, W.; Gotschlich, M.; Wess, B.;
Circuits and Systems, 1996. ISCAS '96., 'Connecting the World', 1996 IEEE International Symposium on
Volume 2, 12-15 May 1996 Page(s):257 - 260 vol.2
IEEE CNF
24. **A methodology for accurate performance evaluation in architecture exploration**
Hadjiyiannis, G.; Russo, P.; Devadas, S.;
Design Automation Conference, 1999. Proceedings. 36th
21-25 June 1999 Page(s):927 - 932
IEEE CNF
25. **Multimedia processors**
Kuroda, I.; Nishitani, T.;
Proceedings of the IEEE
Volume 86, Issue 6, June 1998 Page(s):1203 - 1221
IEEE JNL